Charting the Wireless Future (part 2)  by Cooke, Mike
While the "International Technology Roadmap
for Semiconductors" (ITRS) was originally set up
to promote digital silicon CMOS for PCs, it has
been forced in more recent years to look beyond
that market (http://public.itrs.net). From the III-
Vs perspective, the most important addition
came in 2003, with the discussion of wireless
technologies, spurred by the phenomenal suc-
cess of the mobile phone. In 2005, this discus-
sion became a separate chapter.
A previous article (III-Vs Review, March 2006)
looked at the III-V and alternative technologies
aimed at the power amplifier needs of mobile
phones and the base station connection to the
fixed network.The ITRS also discusses the much
more speculative needs for devices operating at
frequencies far beyond the couple of GHz of
present mobile communications, along with the
challenges of moving an industry from niche
applications into the mass market.
Millimetre waves
Although "millimetre waves" strictly cover the
wavelength range 10-1mm and the frequencies
30-300GHz, the ITRS notes that the challenges
for semiconductor technology in the 10-30GHz
range have many of the characteristics of the
higher frequencies.There is currently no mass
market comparable to the mobile phone and the
whole 10-100GHZ radio frequency range is domi-
nated by low volume compound semiconductor
production.The ITRS expects that automotive
radar for safety applications such as collision
avoidance and wireless local area networking
(WLAN) could create a mass mm-wave market
(Figure 1). Other possible applications include
contraband detection and all-weather aircraft
landing technologies.
Ironically, since the ITRS is seeking future mass
markets for mm-wave technology, it can only
project technology requirements in the "near
term" (up to about 2011).Also the meaning of
"near term" is different than for other ITRS sec-
tions. Reflecting the speculative, developmental
state of mm-wave technology, here "near term"
means "until large volume commercial applica-
tions such as automotive radar and local multi-
point distribution services (LMDS) emerge".
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Charting the Wireless
Future (part 2)
Wireless technology has already taken com-
pound semiconductor devices into the mass
market with the mobile phone. Are there
similar opportunities, and mass markets,
beckoning beyond 10GHz where the case for
compound is even more compelling? And
would the compound industry be able to
cope with massively increased volumes? Dr Mike Cooke
Figure 1: Projections for mm-wave band applications.
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LMDS is a broadband wireless technology
designed to operate at 25GHz+ to deliver voice,
data, internet and video services using a line-of-
sight cellular architecture.This technology was
mooted and some trials made before the internet
bubble burst in 2000, but LMDS has been very
much on the back burner since then. In the
absence of an actual mass market for any mm-
wave device, it is perhaps wise to leave the
options open beyond development of tech-
nology capable of handling higher frequencies.
Further, III-V technology is rapidly changing,
making longer term projections difficult.Another
speculative application in this frequency range is
satellite networking such as the very small aper-
ture terminal (VSAT) technology.
There is a wide range of III-V-based devices avail-
able.Analogue mm-wave applications are
presently covered by mainly by high electron
mobility transistors in its traditional (HEMT) and
pseudomorphic (PHEMT) forms. Mixed-signal
and high speed digital applications tend to look
to GaAs MESFETs and heterojunction bipolar
transistors (HBTs).
Advanced HEMTs operating in circuits with
enhancement and depletion (ED) mode devices
tend to offer higher frequency operation and
consume less power than the HBT alternatives
when scaled below 0.1micron. However, HBTs
have much better threshold voltage control.This
control is a function of bandgap, a material prop-
erty, rather than the process-dependent Schottky
barriers and Fermi levels that set the threshold in
HEMTs. HBTs are preferred for high dynamic
range applications (e.g. automotive radar) due to
these devices' high linearity and lower 1/f noise.
HBTs are also often used to make low-noise oscil-
lators at these frequencies.
The 10-40GHz range will see increasing competi-
tion from silicon-based technologies - RF CMOS
or SiGe.To enable these technologies to operate
effectively at these frequencies, high resistivity,
low-loss Si substrate advances are needed.
Shrinking CMOS technologies are expected to
provide low-resolution circuits up to 10-20GHz,
and SiGe HBTs are expected to extend this to
40GHz or even 77GHz. CMOS is limited in
dynamic range because its breakdown voltage is
less than 2V, a situation that worsens as device
sizes shrink.
Increased power levels require either a higher
voltage or current. Higher voltage breakdown is
also necessary for the analogue needs of mixed-
signal. Increased operating voltage comes at the
expense of frequency performance or gain.
Trade-offs exist between power, efficiency, break-
down, noise figure (NF), linearity and other
parameters.The ITRS tables focus on NF, power,
efficiency, breakdown voltage and to a lesser
extent lithography.The requirements for the vari-
ous high frequency devices - mixers, oscillators,
varactors, switches, phase shifters - can be
embodied in small signal (low noise) and large
signal (power) functions.The ITRS tables give
requirements for low noise and power operation
of GaAs PHEMTs, InP HEMTs, GaAs MHEMTs and
GaN HEMTs (Figure 2). Since the InP and SiGe
HBTs are not suited to power operation, only
one set of requirements is given for these.
While lithography is not a primary driver, higher
frequency figures of merit - the maximum transit
frequency (fT) and fmax - do need smaller device
dimensions. However, shrinks are not occurring
as fast as predicted in 2003-04 - 70nm gates are
not now expected until 2007. Given the low vol-
umes typical in the present mm-wave industry,
direct write e-beam (DWEB) lithography is com-
monly used so these requirements do not pose
much difficulty.The move to mass production
markets would create more need for the high
throughput, high resolution lithography devel-
oped for silicon.
All the HEMT varieties use layers of different
bandgap materials (Figure 2).The plain HEMT
Figure 2: HEMT schematic and table with example variations for different types.
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structure is a field effect transistor on a lattice-
matched substrate, with carriers provided by a
highly doped layer, while the channel consists of
an adjacent undoped layer. Much higher mobility
results from the lack of ionised centre scattering
in the undoped layer compared with traditional
doped channel FETs such as CMOS and MES.The
plain HEMT is being developed for mm-wave
applications using InP and GaN bases.
The pseudo- and the newer meta-morphic vari-
eties are being largely developed in the more
mature GaAs materials and processes. PHEMTs
consist of layers of material on a close, but not
lattice-matched, substrate.This creates a channel
with higher carrier mobility than in plain
HEMTs. In the MHEMT, the layers are applied to a
mismatched substrate.The resulting strain is
taken up by a specially designed buffer layer.
GaAs PHEMTs can operate at higher voltage than
InP HEMTs, but tend to be gain limited at higher
mm-wave frequencies. InP HEMTs have superior
frequency operation, but are limited beyond low
voltage/low power applications.These two
devices are the mainstay of mm-wave applica-
tions, with PHEMTs preferred for the lower fre-
quencies because of lower costs. GaAs PHEMTs
up to 60GHz, and even 94GHz, have been report-
ed. Neither technology has the power perform-
ance required for future systems.
Engineers need the high frequency gain of InP
HEMTs at the voltage levels of GaAs PHEMTs.
The MHEMT structure's design flexibility can
provide higher performance than PHEMT at the
same gate dimension. Enhancement and deple-
tion (ED) mode PHEMT/MHEMT devices are also
candidates for high speed digital circuits due to
Figure 3: Bubble diagrams indicating device capabilities for various applications. Top figure: Power figure of merit = power
density (W/mm) x SS gain per stage (dB) at application centre frequency with typically 10-20% bandwidth. 
Lower figure: Low noise. Figure on next page: Digital (normalised scale). 
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their lower power consumption than bipolar.
MHEMT devices are expected to be available for
production this year and to gain headway in the
market. PHEMT use is expected to decline in
defence applications, moving to InP HEMT in the
near term and then MHEMT. GaAs PHEMT and
InP HEMT use could even be eclipsed altogether
by MHEMTs in the 40-100+GHz range by the end
of the decade.
GaN HEMT technology is advancing faster than
predicted in the 2003-04 versions of the ITRS
roadmap. Devices with five to ten times the
power density of GaAs PHEMTs have been
demonstrated at microwave frequencies.This
performance is achieved through a combination
of high current density and a higher operating
voltage with only a "modest" reduction in gain
compared with GaAs PHEMTs. Continued devel-
opment is expected to make GaN HEMT the
"premier and preferred device for mm-wave
power applications" to perhaps as high as
40GHz. Material quality is still an issue for vol-
ume applications.With maturity and improved
reliability, GaN will be applied in power ampli-
fiers and high dynamic range low-noise ampli-
fiers (LNAs).
HBTs for use in the 10GHz+ range are usually
constructed on InP or silicon, since HBTs on
GaAs substrates are restricted to the sub-10GHz
performance range. InP devices use ternary or
quaternary layers containing a number of III-V
elements such as In, Ga,As, Sb
and P that change the position
and width of the bandgap.
These layers are closely lattice-
matched to the InP substrate.
The SiGe HBT consists of sin-
gle-crystal layers on a Si sub-
strate.The performance gap
between the two HBT technolo-
gies is closing, but InP will con-
tinue to have a higher break-
down voltage advantage
through careful device scaling
and wide bandgap collectors,
while SiGe BiCMOS will have
an integration density advan-
tage for greater system com-
plexity.The much smaller
100mm diameter of InP sub-
strates constitutes a productivi-
ty barrier. Silicon substrates of
200mm are now standard and
allow more than four times the
number of transistors per wafer compared with
InP.
InP HBTs are predicted to run at 100GHz in the
near term and are already finding application
niches at clock rates below 60GHz where their
combination of dynamic range, breakdown volt-
age and high speed is required. SiGe technologies
cannot meet these specifications.Additional InP
opportunities exist in optical network control
and routing applications although this market
was one of the most heavily hit by the high-tech
slump in 2001 that created a major decline in
most semiconductor markets.
Another consideration is that technologies that
increase wireless communication bandwidth
through real-time correction and synthesis of ana-
logue signals using digital technologies need
mixed-signal circuits that run at 3-10x the ana-
logue carrier frequency, favouring InP.
According to the ITRS, new GaAs MESFETs
designs are unlikely beyond this year with use
only in legacy applications, with obsolescence
expected by the end of this decade. Production
will likely be only at foundries. Present MESFET
applications are forecast to be taken up by
InP/SiGe HBT technologies and InP HEMTs
(where GaAs MESFETs are used in defence).A
summary of expected mm-wave device capabili-
ties is given in a series of bubble diagrams
(Figure 3).
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Mass production challenge
Moving to higher production rates in the com-
pound semiconductor industry will need some big
changes.The sector does not have the decades of
experience and intensive investment of the silicon
behemoth.This is not necessarily a bad thing, since
one would hope for increases in compound pro-
duction volumes yielding unit cost decreases on a
"learning curve" similar to Si in its early years with a
commensurate increase in volume and profit for
those at the leading edge.
Presently, the military, space and speciality mar-
kets for millimetre wave monolithic microwave
IC (MMICs) can be satisfied by relatively small
volumes - 10-100 wafers/year/per process or
device technology (HBT, 0.5micron HEMT,
0.25micron HEMT, 0.15micron HEMT, in GaAs,
InP, GaN) are typical, according to the ITRS.With
wafer sizes of 100-150mm, chip sizes of 2-
10mm2, and composite yields of 50-75%, this
translates to tens of thousands of chips per year -
not the millions typical of demand from digital
electronics and wireless handsets. Low volume
production presents a particular challenge for
the economic viability and practicability of mm-
wave device foundries.
Foundry processes would need a wafer demand
at the hundreds of wafers per year per process
technology level. Such production scales are also
needed for scientific yield improvement from sta-
tistical process control (SPC) and other comput-
er assisted manufacturing (CAM) techniques to
be feasible.Today's smaller volumes, process vari-
ations and "boutique" offerings thus come at the
cost of overall process stability.
It would be nice if one could simply transfer the
mass production techniques of silicon, but life is
more complicated - silicon tools and chemicals
are focused on a different set of concerns from
III-V device technologies.
First, there are some non-standard structures in
mm-wave devices such as substrate vias for low
inductance grounds in microstrip circuits, low
parasistic air-bridge interconnects and non-native
oxide passivation layers.While substrate vias are
well established in GaAs devices, these are under
development in SiC and GaN, with qualification
expected to take up to 2009.
In power devices, thermal dissipation is critical.
While GaN and SiC have higher thermal conduc-
tivities compared with GaAs and InP, the typical
5-10x higher power density of these devices off-
sets this somewhat. Proven thermal dissipation
techniques include wafers thinned down to 
50micron before packaging (a tricky process for
fragile GaAs), thermal shunts and bathtub vias.
The III-V substrate materials are often much
heavier - for example, bulk GaAs has twice the
mass density of Si. GaAs's fragility means that
wafers have to be 0.6mm thick for processing,
50% greater than typical for Si wafers.Automated
wafer handling systems designed for silicon
would have to be adjusted for the heavier
wafers.
Wafer size also matters.The silicon production
industry is still transitioning from 200mm to
300mm wafers for its highest volume products -
high density memory and advanced microproces-
sors. Since the latest technological advances are
frequently targeted on this market, the newest
tools often cannot handle wafers smaller than
200mm.The largest wafer diameter III-V material,
GaAs, routinely has semi-insulating wafer diame-
ters at 150mm, although some facilities still work
with 100mm substrates.The ITRS expects that
200mm GaAs substrates will be in development
until 2007, with qualification due to take a fur-
ther three years to 2010. Industry pressure to
move to the larger diameter will only come with
increased demand for economies of scale and
lower chip costs and the availability of tools able
to handle 200mm GaAs wafers.
While GaAs is about two generations behind Si
in terms of wafer size, InP is a further generation
out. InP wafers are presently 100mm, with
150mm in development and sampling up to
2007. Qualification is again expected to take a
further three years to 2010.
SiC substrate sizes still suffer from significantly
high defect densities.Wafer diameters are typical-
ly 50mm. Most GaN HEMT devices for the mm-
wave market are produced on SiC.There is no
production source of semi-insulating bulk GaN
substrates, although some material is produced
for research and development.The ITRS views
single crystal GaN bulk substrates as requiring
research to 2007, development to 2011 and qual-
ification to 2014. Improvement in SiC substrates
is expected in the nearer term. Here, the
research is complete and development is needed
up to 2009 and qualification to 2012.
Mike Cooke is a freelance technology journalist
who has been reporting on the semiconductor
industry since 1997.
